Teleborsa: distribution and commercial use strictly prohibited





#### emarket sdir storage CERTIFIED

# **Disclaimer**



This document has been prepared by Technoprobe S.p.A. (the "Company") solely for use in the presentation of the Technoprobe Group (the "Group") and its financial results.

This document does not constitute or form part of any offer or invitation to sell, or any solicitation to purchase any security issued by the Company. The information contained and the opinions expressed in this document have not been independently verified. In particular, this document may contain forward-looking statements that are based on current estimates and assumptions made by the management of the Company to the best of its knowledge. Such forward-looking statements are subject to risks and uncertainties, the non-occurrence or occurrence of which could cause the actual results–including the financial condition and profitability of the Group– to differ materially from or be more negative than those expressed or implied by such forward-looking statements.

This also applies to the forward-looking estimates and forecasts derived from third-party studies. Consequently, neither the Company nor its management can give any assurance regarding the future accuracy of the estimates of future performance set forth in this document or the actual occurrence of the predicted developments. Stefano Beretta, as the officer in charge of preparing the corporate accounting documents, declares in accordance with paragraph 2, Article 154-bis of Legislative Decree No. 58/1998 ("Consolidated Finance Act"), that the accounting information included in this presentation corresponds to the underlying accounting records, and ii) in accordance with paragraph 5-ter, Article 154-bis of the Consolidated Finance Act.

This document makes use of some alternative performance indicators. The management of the Company considers these indicators key parameters to monitor the Group's economic and financial performance. As the represented indicators are not identified as accounting measurements according to IFRS standards, the Group calculation criteria may not be uniform with those adopted by other groups and, therefore, may not be comparable.

The data and information contained in this document are subject to variations and integrations. Although the Company reserves the right to make such variations and integrations when it deems necessary or appropriate, the Company assumes no affirmative disclosure obligation to make such variations and integrations.



# Agenda



# Capital Market Day 2025

01 | Our Vision & Strategy Stefano Felici - CEO

02 | Market Perspective Marco Prea - CCO

03 | **Technology & Testing** Joe Parks - CTO

04 | **Financial Outlook** Stefano Beretta - CFO









# 01 | Our Vision & Strategy Stefano Felici - CEO





# 01 | Our Vision & Strategy So far so good

Leading player in designing & manufacturing of MEMS **Probe Cards** for logic chips

> 60% 2024 Market Share

Teleborsa: distribution and commercial use strictly prohibited

emarket sdir storage

intel



# Customer satisfaction and reputation as cornerstone values

# Intel's 2025 EPIC NEW Supplier Award

# **TSMC**'s Excellent Performance Award 2024



emarket sdir storage

01 | Our Vision & Strategy So far so good

# Strong focus on innovation



Teleborsa: distribution and commercial use strictly prohibited



# 01 | Our Vision & Strategy So far so good




# Extensive global presence and widespread local footprint

Teleborsa: distribution and commercial use strictly prohibited



# 01 | Our Vision & Strategy Technoprobe evolution





SAM\*: MEMS Logic Probe Cards – Do not include Final Testing Market. Consistently, 2024 Revenues do not include Final Test for USD28m. Source: Yole – Semiconductor Test Consumables market monitor Q3 2024 (Sept.2024) – rounded figures.

Revenues USD @ average annual exchange rate (CAGR €: +21.6%).

#### emarket sdir storage CERTIFIED

# 01 | Our Vision & Strategy Our positioning in the testing space




FRONT END		BACK END		
Wafer fabrication & pre-assembly preparation	Wafer Testing Level	Assembly	Packaging	Final Testing Level
	Wafer Level			Socket
	Singulated Die			System Level Testing
	Advanced Packaging			
	Probe Card			Device Interface Board

Teleborsa: distribution and commercial use strictly prohibited

## 01 | Our Vision & Strategy Our positioning in the semiconductor Probe Card market




emarket sdir storage






# 01 | Our Vision & Strategy The Probe Card








# 01 | Our Vision & Strategy The Probe Card





# 01 | Our Vision & Strategy The Probe Card





# 01 | Our Vision & Strategy Our business model

	Design	Manufacturing	Assembly
Wafer Testing Level			
Mechanics			
PCB	🐨	Manufacturing partners & other suppliers	
Interconnection			
Probe head Ceramic plates Contact probes			
Final Testing Level			
Device Interface Boards		Manufacturing partners & other suppliers	

Teleborsa: distribution and commercial use strictly prohibited



### 01 | Our Vision & Strategy Built an open eco-system partnerships



# TERADYNE

Accelerate growth of complete Probe Card and Final Test Interfaces by acquisition of DIS

Joint Development Projects to deliver superior customer value in SOC and Memory





Priority suppliers of PCB

Joint Development Projects to share knowledge



# 01 | Our Vision & Strategy Challenges & strategic setting



#### Evolution of chip technology (more than Moore)

Scaling slow down as enabler for **chiplets**, **3D architectures** and **new materials** 

#### Increase in complexity

**Design and manufacturing** are becoming essential capabilities to reliably deliver **complex solutions** 

- $\rightarrow$  Continuous investments in R&D
- → M&A as accelerator of technological development

#### → Strategic partnerships

 $\rightarrow$  Vertical integration of the most valueadded components of the probe card

#### Client satisfaction


6

Reliability of the product & on-time delivery

- $\rightarrow$  Support on site
- $\rightarrow$  Commercial agreements



## 01 | Our Vision & Strategy What's next?





# 01 | Our Vision & Strategy What's next?



# **Consolidate the leading positioning in all test segments**

### **FRONT END**

Drive advancements in Logic Semiconductor Testing

Proliferate high-speed, high-voltage, radio frequency and silicon photonics

Enter the High Bandwidth Memory (HBM) segment

### **BACK END**

Strengthen positioning in Final Testing



# Agenda



# Capital Market Day 2025

01 | Our Vision & Strategy Stefano Felici - CEO

02 | Market perspective Marco Prea - CCO

03 | **Technology & Testing** Joe Parks - CTO

04 | **Mid-term Plan** Stefano Beretta - CFO

Teleborsa: distribution and commercial use strictly prohibited










# 02 | Market Perspective Marco Prea - CCO





## 02 | Market Perspective The Probe Card market (\$Mn)




Source: Yole - Semiconductor Test Consumables market monitor Q3 2024 (Sept.2024) - rounded figures.



## 02 | Market Perspective The Probe Card market





Source: Yole – Semiconductor Test Consumables market monitor Q3 2024 (Sept.2024) – rounded figures. Memory: DRAM+NVM & Other memory. Logic: MEMS, Power, RF, CMOS Image Sensors, Photonics, Other non-memory, WAT.



## 02 | Market Perspective Logic Probe Card by technology







Source: Yole - Semiconductor Test Consumables market monitor Q3 2024 (Sept.2024) - rounded figures.



### 02 | Market Perspective Our reference markets





Source: Yole - Semiconductor Test Consumables market monitor Q3 2024 (Sept.2024) - rounded figures.



# 02 | Market Perspective Final Testing market – Advanced PCBs



Source: Yole Test Interface Board market monitor Q3 2024 (Sept.2024) - rounded figures.



### 02 | Market Perspective Our reference markets

**2024 Advanced PCB for semiconductor** 



2024 Final Test DIB market \$744 Mn Market Share\*: 8%

Source:Yole Test Interface Board market monitor Q3 2024 (Sept.2024) – rounded figures. (\*) Based on DIS Tech Final Test FY24 data. Company acquired by Technoprobe on May 27, 2024.

#### emarket sdir storage CERTIFIED




## 02 | Market Perspective Focus on Memory market

Semiconductor market (\$Bn) 1.000 900 800 700 600 500 400 300 200 100 2024P 2028E 2025E

#### CAGR % 2019-2024: +13%

Source: Yole and Precedence Research Estimates.

Next Generation Memory market (\$Bn)



### 02 | Market Perspective Key messages

# **MEMS Logic PC**

Ever-growing market for leading edge technology

Key positioning on technological advances

**Final Test** 

Immediate exposure to an expanded SAM

Technological breakthroughs from FusionLink HBM

New challenge & opportunity

MEMS technology as a potential game changer



emarket sdir storage



# Agenda



# Capital Market Day 2025

01 | Our Vision & Strategy Stefano Felici - CEO

02 | Market Perspective Marco Prea - CCO

03 | **Technology & Testing** Joe Parks - CTO

04 | **Financial Outlook** Stefano Beretta - CFO










# 03 | Technology & Testing Joe Parks - CTO





## 03 | Technology & Testing Growth drivers & trajectories





## 03 | Technology & Testing Growth drivers & trajectories

### **FRONT END**

Drive advancements in Logic Semiconductor Testing

Proliferate high-speed, high-voltage, radio frequency and silicon photonics

Enter the High Bandwidth Memory (HBM) segment

### **BACK END**

Strengthen positioning in Final Testing



## 03 | Technology & Testing Growth drivers & trajectories



### **FRONT END**

Drive advancements in Logic Semiconductor Testing


#### emarket sdir storage CERTIFIED

## 03 | Technology & Testing Semiconductor technology trend

### Industry motivation behind advanced packaging

Transistor scaling rate is decreasing

How to continue drive for increase compute power in light of transistor density rate lower and die size growth limitations?



Die size scaling limited by reticle size and yield optimization

2020

2024

FRONT END

emarket sdir storage CERTIFIED

## 03 | Technology & Testing Semiconductor technology trend

#### Solution: die disaggregation and advanced packaging



- Improved wafer-level yield with smaller chiplet
- Optimizing performance with mixed functionality capabilities
  - Memory
  - **Co-packaged optics**
- Allows for mixed technology node application and IP reuse


#### **FRONT END**



#### 03 | Technology & Testing Role of test in disaggregated world



FRONT END		BACK END		
Wafer fabrication & pre-assembly preparation	Wafer Testing Level	Assembly	Packaging	Final Testing Level



Easy example: **single die** into a package




FRONT END		BACK END		
Wafer fabrication & pre-assembly preparation	Wafer Testing Level	Assembly	Packaging	Final Testing Level
	Not good die	Any missed scree directly impacts		
		of Front End coverage is balanced y relatively low substrate cost		Yield ~ HIGH Assembly and packaging costs lost



FRONT END		BACK END					
Wafer fabrication & pre-assembly preparation	Wafer Testing Level	Assembly		Packaging		Final Testing Level	
		A/batabaut <b>faurdia</b>	2				
		What about <b>four die</b> ′	<b>f</b>				








#### 03 | Technology & Testing Advanced packaging vs standard



**FRONT END** 

#### 03 | Technology & Testing Advanced packaging vs standard





Teleborsa: distribution and commercial use strictly prohibited





#### 03 | Technology & Testing Technoprobe as advanced packaging enabler

#### Fine pitch and ultra-large pin count

Necessary to effectively probe HPC and HBM's and all leading-edge product

#### **High-speed**

Short, ultra short and RF-specific needles technology to manage high speed interconnect IO, including SiPh


#### High power and thermal

Delivering high power to DUT in effective and reliable way Ability to remove heat dissipated by the probe card (directly or because of power transferred from DUT to PC)

#### **High-density interconnect**

Ultra-high complexity PCB and MLO/MLC for resource fan-out on ATE/SLT







#### **FRONT END**

Drive advancements in Logic Semiconductor Testing

Proliferate high-speed, high-voltage, radio frequency and silicon photonics

Enter the High Bandwidth Memory (HBM) segment

#### **BACK END**

Strengthen positioning in Final Testing



#### **FRONT END**

Proliferate high-speed, high-voltage, radio frequency and silicon photonics


Teleborsa: distribution and commercial use strictly prohibited

emarket sdir storage

#### 03 | Technology & Testing A hungry world of wideband applications

Future demands on the network will be driven by a combination of factors:

Exponential increase in number & type of connected things



Bandwidth-hungry applications

Increasing reliance on the cloud

emarket sdir storage

#### 03 | Technology & Testing A hungry world of wideband applications

Future demands on the network will be driven by a combination of factors:

Exponential increase in number & type of connected things



#### Analog radio frequency

Satellite communications and sensing, automotive radar, mobile communication,...




Teleborsa: distribution and commercial use strictly prohibited

emarket sdir storage

#### 03 | Technology & Testing A hungry world of wideband applications

Future demands on the network will be driven by a combination of factors:



#### **FRONT END**

#### 03 | Technology & Testing A hungry world of wideband applications



emarket sdir storage

Future demands on the network will be driven by a combination of factors:

#### **Silicon photonics**

Technoprobe technologies integrated in the same product enable...

Fine pitch probing

Radio frequency probes

Technoprobe IP

Integration of other IP from specific segment suppliers

- → alignment with advanced packaging roadmap
- $\rightarrow$  high-speed performances in same probe card solutions
- $\rightarrow$  usage of standard wafer prober
- → flexibility and compliancy with customer preferred test method

Teleborsa: distribution and commercial use strictly prohibited

#### 03 | Technology & Testing A hungry world of wideband applications

Future demands on the network will be driven by a combination of factors:

**Chiplet probing** High density and high-speed IO inside chiplet demand for high-performance probe needles


# Increasing reliance on the cloud

FRONT END











#### **FRONT END**

Drive advancements in Logic Semiconductor Testing

Proliferate high-speed, high-voltage, radio frequency and silicon photonics

Enter the High Bandwidth Memory (HBM) segment

#### **BACK END**

Strengthen positioning in Final Testing




#### **FRONT END**

Enter the High Bandwidth Memory (HBM) segment





#### 03 | Technology & Testing DRAM & HBM: complexity as driver to new products




#### **FRONT END**

# certified

#### 03 | Technology & Testing DRAM & HBM testing


DRAM and HBM are typically tested with **microcantilever** probing technologies.

Most **advanced HBM** and Next Generation products are becoming more challenging in terms of pad pitch, signal integrity, and power. For both applications Technoprobe is leveraging on **Vertical MEMS** solution and on a unique PC architecture.











#### **FRONT END**

Drive advancements in Logic Semiconductor Testing

Proliferate high-speed, high-voltage, radio frequency and silicon photonics

Enter the High Bandwidth Memory (HBM) segment

#### **BACK END**

Strengthen positioning in Final Testing



#### **BACK END**


Strengthen positioning in Final Testing







# FUSIONLINK




## We have applied the disaggregation to test interface hardware

#### **Main motherboard** Best technology: printed circuit board (PCB)

**Device substrate** Best technology: high density interconnect (HDI)

#### **Probe substrate** Best technology: multi-layer organic (MLO)







#### Agenda



# Capital Market Day 2025

01 | Our Vision & Strategy Stefano Felici - CEO

02 | Market Perspective Marco Prea - CCO

03 | **Technology & Testing** Joe Parks - CTO

04 | **Financial Outlook** Stefano Beretta - CFO









### 04 | **Financial Outlook** Stefano Beretta - CFO





#### 04 | Financial Outlook Mid-terms scenario




1	Technological complexity evolution	$\rightarrow$ Testing solution for Advanced Packaging $\rightarrow$ Increase in demand for high-precision tests
2	Market trends	$\rightarrow$ AI will lead the growth for many market segments $\rightarrow$ Expansion of memory semiconductor segments
3	Geo-political instability	$\rightarrow$ Technological sovereignty $\rightarrow$ Commercial policies



#### 04 | Financial Outlook Market trends & revenues path








#### 04 | Financial Outlook Market trends & revenues path

#### (€Mn)






#### 04 | Financial Outlook Profitability profile











# 04 | Financial Outlook Capex











